Strained Channel Field Effect Transistor

ABSTRACT

Various strained channel transistors are disclosed herein. An exemplary semiconductor device includes a substrate and a fin structure disposed over the substrate. The fin structure includes a first epitaxial layer disposed on the substrate, a second epitaxial layer disposed on the first epitaxial layer, and a third epitaxial layer disposed on the second epitaxial layer. The second epitaxial layer includes a relaxed transversal stress component and a longitudinal compressive stress component, and the third epitaxial layer has uni-axial strain. A gate structure is disposed on a channel region of the fin structure, such that the gate structure interposes a source region and a drain region of the fin structure.

This is a continuation application of U.S. patent application Ser. No. 15/686,716, filed Aug. 25, 2017, which is a divisional application of U.S. patent application Ser. No. 13/161,649, filed Jun. 16, 2011, now U.S. Pat. No. 9,761,666, the entire disclosures of which are hereby incorporated by reference.

BACKGROUND

Variations of metal-oxide-semiconductor field-effect transistor (MOSFET) structures have been explored for improvement in manufacturability and performance. One variation has been known as a “finFET”, which includes a strip or “fin” of a material, such as silicon, and a gate formed to surround the fin on three exposed sides. The channel region of the device is located in the fin, and introduction of strain into such a strip or fin has been explored.

Silicon germanium (SiGe) fins located in the channel regions of a complementary metal-oxide-semiconductor (CMOS) device have been used to increase field effect transistor (FET) performance. However, as the fin length scales to larger lengths, axial stress components imparted on the fin may become relaxed and cause less than optimal finFET performance.

SUMMARY

The present disclosure provides for many different embodiments. According to one embodiment, a semiconductor device is provided. The device includes a substrate including at least two isolation features, a fin substrate disposed between and above the at least two isolation features, and an epitaxial layer disposed over exposed portions of the fin substrate. According to one aspect, the epitaxial layer may be disposed over a top surface and sidewalls of the fin substrate. According to another aspect, the fin substrate may be disposed substantially completely above the at least two isolation features.

In yet another embodiment, a semiconductor device includes a substrate including at least two isolation features, a substrate buffer region disposed between the at least two isolation features, and a fin substrate disposed above the substrate buffer region, between the at least two isolation features, and at a vertical level substantially completely above the at least two isolation features. The device further includes a source/drain epitaxial layer disposed over a top surface and sidewalls of the fin substrate.

The present disclosure also provides for a method of fabricating a semiconductor device. In one embodiment, the method includes providing a substrate including at least two isolation features, forming a fin substrate between the at least two isolation features, and at a vertical level above the at least two isolation features, and forming an epitaxial layer over exposed portions of the fin substrate. According to one aspect, the epitaxial layer may be deposited over a top surface and sidewalls of the fin substrate. According to another aspect, the fin substrate may be deposited substantially completely above the at least two isolation features.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A and 1B are flowcharts of methods of fabricating a semiconductor device in accordance with embodiments of the present disclosure.

FIGS. 2A-2D and 3A-3C are perspective cross-sectional views of a semiconductor device at various stages of fabrication in accordance with an embodiment of the present disclosure.

FIGS. 4A and 4B are embodiments of cross-sectional views of the semiconductor device of FIG. 3B along a line A-A′ in accordance with embodiments of the present disclosure.

FIG. 5 is a perspective cross-sectional view of the semiconductor device of FIG. 3C along a line B-B′ in accordance with embodiments of the present disclosure.

FIG. 6 is a perspective cross-sectional view of another semiconductor device in accordance with an embodiment of the present disclosure.

FIGS. 7A-7D are perspective cross-sectional views of another semiconductor device at various stages of fabrication in accordance with an embodiment of the present disclosure.

FIGS. 8A-8G, 9A-9G, and 10A-10G are embodiments of cross-sectional views of the semiconductor device of FIG. 7D along a line C-C′ in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

It is understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact. Various features may be arbitrarily drawn in different scales for the sake of simplicity and clarity. It is noted that the same or similar features may be similarly numbered herein for the sake of simplicity and clarity. In addition, some of the drawings may be simplified for clarity. Thus, the drawings may not depict all of the components of a given apparatus (e.g., device) or method.

Various aspects of the present disclosure will be described herein with reference to drawings that are schematic illustrations of idealized configurations of the present disclosure. As such, variations from the shapes of the illustrations as a result, for example, manufacturing techniques and/or tolerances, are to be expected. Thus, the various aspects of the present disclosure presented throughout this disclosure should not be construed as limited to the particular shapes of elements (e.g., regions, layers, sections, substrates, etc.) illustrated and described herein but are to include deviations in shapes that result, for example, from manufacturing. By way of example, an element illustrated or described as a rectangle may have rounded or curved features and/or a gradient concentration at its edges rather than a discrete change from one element to another. Thus, the elements illustrated in the drawings are schematic in nature and their shapes are not intended to illustrate the precise shape of an element and are not intended to limit the scope of the present disclosure.

It will be understood that when an element such as a region, layer, section, substrate, or the like, is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. It will be further understood that when an element is referred to as being “formed” on another element, it can be grown, deposited, etched, attached, connected, coupled, or otherwise prepared or fabricated on the other element or an intervening element.

Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top”, may be used herein to describe one element's relationship to another element as illustrated in the drawings. It will be understood that relative terms are intended to encompass different orientations of an apparatus in addition to the orientation depicted in the drawings. By way of example, if an apparatus in the drawings is turned over, elements described as being on the “lower” side of other elements would then be oriented on the “upper” sides of the other elements. The term “lower”, can therefore, encompass both an orientation of “lower” and “upper”, depending on the particular orientation of the apparatus. Similarly, if an apparatus in the drawing is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.

Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and this disclosure.

As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising”, when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The term “and/or” includes any and all combinations of one or more of the associated listed items

It will be understood that although the terms “first” and “second” may be used herein to describe various regions, layers and/or sections, these regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one region, layer or section from another region, layer or section. Thus, a first region, layer or section discussed below could be termed a second region, layer or section, and similarly, a second region, layer or section may be termed a first region, layer or section without departing from the teachings of the present disclosure.

It is understood that several processing steps and/or features of a device may be only briefly described, such steps and/or features being well known to those of ordinary skill in the art. Also, additional processing steps or features can be added, and certain of the following processing steps or features can be removed and/or changed while still implementing the claims. Thus, the following description should be understood to represent examples only, and are not intended to suggest that one or more steps or features is required.

Referring now to FIG. 1A, a flowchart is shown illustrating a method 100A for fabricating a semiconductor device in accordance with an embodiment of the present disclosure. The method 100A includes providing a substrate including at least two isolation features at block 101, depositing a fin substrate between and above the at least two isolation features at block 103, and depositing an epitaxial layer over exposed portions of the fin substrate at block 105.

Referring now to FIG. 1B, a flowchart is shown illustrating a method 100B for fabricating a semiconductor device in accordance with another embodiment of the present disclosure. The method 100B begins at block 102 with providing a substrate including at least two isolation features. The isolation features may include shallow trench isolation (STI) features filled with an oxide or dielectric, but other isolation features may be used and are within the scope of the present disclosure.

The substrate may include various semiconductor devices, and/or other suitable active and/or passive devices. Example semiconductor devices include integrated circuits including a metal-insulator-semiconductor field effect transistor (MOSFET) including complementary MOSFET (CMOS) features, CIS, and/or other suitable active and/or passive devices. In an embodiment, the substrate may include an integrated circuit (or portion thereof) designed and formed using a CMOS-based process. A substrate having a device (e.g., integrated circuit) formed by other semiconductor fabrication technologies is also within the scope of the described method.

At block 104, method 100B further includes doping a substrate buffer region between the at least two isolation features.

At block 106, method 100B further includes depositing a fin substrate (e.g., a strained silicon germanium (SiGe) channel layer) above the substrate buffer region, between the at least two isolation features, and at a vertical level above the at least two isolation features.

At block 108, method 100B further includes anisotropically etching the at least two isolation features.

At block 110, method 100B further includes depositing a source/drain epitaxial layer over exposed portions of the fin substrate (e.g., the strained SiGe channel layer). In one example, the source/drain epitaxial layer is deposited to cover exposed surfaces (e.g., of the strained SiGe channel layer). In another example, the epitaxial layer is deposited at a vertical level above etched regions of the at least two isolation features (e.g., etched oxide of the isolation feature). In yet another example, the epitaxial layer is deposited over a top surface and sidewalls of the fin substrate.

The various structures in the methods 100A and 100B described above may be formed by various deposition, pattern, and/or etch techniques. It should be noted that the operations of the methods 100A and 100B may be rearranged or otherwise modified within the scope of the various aspects. It is further noted that additional processes may be provided before, during, and after the methods 100A and 100B of FIGS. 1A and 1B, and that some other processes may only be briefly described herein. Thus, other implementations are possible with the scope of the various aspects described herein.

In one example, the methods 100A and 100B may further include forming a gate electrode directly over the fin substrate (or strained SiGe channel layer) or directly over the epitaxial layer, and/or forming spacers adjacent the sides of the gate electrode. In other words, in one embodiment, the epitaxial layer may be deposited to cover surfaces of the fin substrate not masked by the gate electrode and/or the spacers, or in another embodiment, the gate electrode and/or the spacers may be formed over the epitaxial layer.

In another example, the substrate, the fin substrate, and the epitaxial layer may each be comprised of silicon (Si), germanium (Ge), or a combination of Si and Ge. In other embodiments, the substrate, the fin substrate, and the epitaxial layer may each be comprised of other materials, such as Group III-V compounds or combinations thereof (e.g., InGaAs, InAs, GaSb, or InGaSb as channel material and AlAsSb as a buffer). The material of the substrate, fin substrate, and epitaxial layer may each be chosen such that the resulting stress is beneficial for either holes or electrons depending on the type of device being fabricated.

In yet another example, the fin substrate may be deposited as a strained SiGe channel layer comprised of between about 25% Ge and about 50% Ge, having a length between about 100 nm and about 200 nm, a width between about 10 nm and about 20 nm, and a thickness between about 10 nm and about 40 nm. In other examples, the fin substrate may have a lower limit length of about 100 nm and substantially no upper limit length.

In yet another example, the fin substrate may be deposited as a strained SiGe channel layer comprised of about 50% Ge, having a length of about 100 nm or greater, a width of about 10 nm, and a height above the at least two isolation features of about 10 nm.

In yet another example, the fin substrate or the epitaxial layer may be deposited to have a compressive uni-axial strain forming a PMOS device, or wherein the fin substrate is deposited to have a tensile uni-axial strain forming an NMOS device.

In yet another example, the epitaxial layer may be deposited as a passivation layer comprised of silicon.

Referring now to FIGS. 2A-2D, perspective cross-sectional views of a semiconductor device at various stages of fabrication are illustrated in accordance with an embodiment of the present disclosure. FIG. 2A illustrates a semiconductor device 200 having a substrate 202 including a plurality of (and at least two) isolation features 204.

In one embodiment, substrate 202 may include a semiconductor substrate, and may be comprised of silicon, or alternatively may include silicon germanium, gallium arsenide, or other suitable semiconductor materials. The substrate may further include doped active regions and other features such as a buried layer, and/or an epitaxy layer. Furthermore, the substrate may be a semiconductor on insulator such as silicon on insulator (SOI). In other embodiments, the semiconductor substrate may include a doped epitaxy layer, a gradient semiconductor layer, and/or may further include a semiconductor layer overlying another semiconductor layer of a different type such as a silicon layer on a silicon germanium layer. In other examples, a compound semiconductor substrate may include a multilayer silicon structure or a silicon substrate may include a multilayer compound semiconductor structure. The active region may be configured as an NMOS device (e.g., nFET) or a PMOS device (e.g., pFET). The semiconductor substrate may include underlying layers, devices, junctions, and other features (not shown) formed during prior process steps or which may be formed during subsequent process steps.

In one embodiment, substrate 202 is comprised of silicon (Si), germanium (Ge), or a combination of Si and Ge, depending upon whether PMOS or NMOS devices are being fabricated. In one example, substrate 202 is comprised of silicon and substrate buffer region 203 is doped with p-type dopants to fabricate a PMOS device. In another example, substrate 202 is comprised of germanium or a combination of silicon and germanium and substrate buffer region 203 is doped with n-type dopants to fabricate an NMOS device.

The isolation features 204 may include shallow trench isolation (STI) features filled with an oxide or dielectric, but other isolation features may be used and are within the scope of the present disclosure. The oxide or dielectric of isolation features 204 may be formed by various processes, such as thermal oxidation and/or plasma enhanced chemical vapor deposition (PECVD).

In one embodiment, semiconductor substrate 202 may be comprised of single crystalline, P type silicon, featuring a <100> crystallographic orientation. Other crystallographic orientations are within the scope of the present disclosure. A silicon nitride layer, for example having a thickness between about 1000 to 2000 Angstroms, may formed on the top surface of semiconductor substrate 202, via low pressure chemical vapor deposition (LPCVD), or plasma enhanced chemical vapor deposition (PECVD) procedures, for example. Conventional photolithographic and reactive ion etching (RIE) procedures may be used to define shallow trench shapes, through the silicon nitride layer, and to a depth between about 3000 to 6000 Angstroms in semiconductor substrate 202. The RIE procedure may be performed using Cl₂ as an etchant for both the silicon nitride layer and the semiconductor substrate. After removal of the photoresist shape used to define shallow trench shapes, via plasma oxygen ashing procedures, for example, a silicon oxide layer may be deposited via LPCVD or PECVD procedures at a thickness between about 4000 to 10000 Angstroms, using tetraethylorthosilicate (TEOS) as a source, to completely fill the shallow trench shapes. A chemical mechanical polishing (CMP) procedure may then be employed to remove portions of the silicon oxide layer from the top surface, resulting in silicon oxide filled, STI regions, or isolation features 204.

FIG. 2B illustrates the formation of substrate buffer or fin substrate buffer regions 203 between isolation features 204, such as by an ion implantation or doping process 205. The formation of substrate buffer regions may be accomplished utilizing a photoresist shape (not shown in the drawings), to block a portion of the semiconductor substrate from an ion implantation procedure performed using p-type dopants or n-type dopants, as desired to fabricate PMOS and/or NMOS regions. P-type dopants, such as boron ions, may be applied at an energy between about 20 to 400 KeV, and at a dose between about 1e12 and about 1e14 atoms/cm². In other cases, or in additional fabrication areas, n-type implantation, such as arsenic or phosphorous ions, may be performed at an energy between about 20 to about 500 KeV, at a dose between about 1e12 to about 1e14 atoms/cm². If not previously performed, threshold adjust and anti-punch through implants may also be performed. Additional ion implantation procedures can be used. Removal of the photoresist block out shapes may be accomplished via plasma oxygen ashing procedures.

In yet another example, substrate buffer region 203 may be doped with p-type dopants at levels ranging between about 1e17 cm⁻³ and about 1e-19 cm⁻³, and in one example is a silicon buffer region doped at 1e18 cm⁻³.

In yet another example, a substrate buffer region may be formed by removing a portion of the silicon substrate and epitaxially regrowing an in-situ doped layer.

FIG. 2C illustrates a plurality of fin substrates 206 (e.g., strained silicon germanium (SiGe) channel layers) disposed above the substrate 202 and between at least two isolation features 204. In one example, fin substrates 206 are further disposed above substrate buffer regions 203 and at a vertical level above the at least two isolation features 204. In one aspect, fin substrates 206 are formed at a vertical level substantially completely above the at least two isolation features. In another aspect, fin substrate 206 may be formed to have a portion at a vertical level above the at least two isolation features. In another example, the fin substrate 206 is formed as a strained SiGe channel layer comprised of between about 25% Ge and about 50% Ge, having a length between about 100 nm and about 200 nm, a width between about 10 nm and about 20 nm, and a thickness between about 10 nm and about 40 nm. In yet another example, the fin substrate 206 is a strained SiGe channel layer comprised of about 50% Ge, having a length of about 100 nm, a width of about 10 nm, and a height above the at least two isolation features of about 10 nm.

In one aspect of the present disclosure, fin substrates 206 may be formed by a SiGe or Ge condensation technique or epitaxially grown, as disclosed in U.S. application Ser. No. 11/861,931, the entire disclosure of which is incorporated by reference herein. For example, fin substrates 206 may be formed by selective epitaxial growth in any suitable epitaxial deposition system and process, such as metal-organic chemical vapor deposition (MOCVD), atmospheric pressure CVD (APCVD), low- (or reduced-) pressure CVD (LPCVD), ultra-high vacuum CVD (UHCVD), molecular beam epitaxy (MBE), or atomic layer deposition (ALD). In a CVD process, selective epitaxial growth typically includes introducing a source gas into a chamber. The source gas may include at least one precursor gas and a carrier gas. The reactor chamber may be heated by, for example, RF-heating, and the growth temperature in the chamber may range from about 300 degrees Celsius to about 900 degrees Celsius, depending on the composition of the crystalline material of the fin substrate to be formed. The epitaxial growth system may be a single-wafer or multiple-wafer batch or inline reactor.

FIG. 2D illustrates the formation of a gate 208 formed in a perpendicular direction to the channel layers 206, although gate 208 is not limited to this particular direction. In one example, gate 208 is formed directly over fin substrates 206 and isolation features 204. In other examples, as will be disclosed with respect to FIGS. 7A-7D, gate 208 may be formed over a prior grown epitaxial layer. Thus, gate 208 may be formed over a top surface and sidewalls of fin substrate 206 (see e.g., FIGS. 2D and 3A) or over a top surface and sidewalls of a prior grown epitaxial layer (see e.g., FIG. 7D).

In one example, gate 208 may be formed by deposition and selective removal of a gate dielectric material and a conductive gate material. The gate dielectric material may include SiO₂, Si₃N₄, HfO₂, HfSiON, and/or HfSiO. The conductive gate material may include polysilicon, amorphous Si, Ge or SiGe gate material, and/or a metal or metal alloy.

Referring now to FIGS. 3A-3C, closer perspective cross-sectional views of device 200 are illustrated at various stages of fabrication in accordance with an embodiment of the present disclosure.

FIG. 3A illustrates a closer view of device 200 with a single fin substrate 206 and substrate buffer region 203 between two isolation features 204. In one example, fin substrate 206 is deposited as a strained channel layer having a compressive uni-axial strain when forming a PMOS device, and having a tensile uni-axial strain when forming an NMOS device. As noted above, fin substrate 206 may be comprised of silicon (Si), germanium (Ge), a combination of Si and Ge, Group III-V compounds, or combinations thereof. In one example, fin substrate 206 comprises a strained SiGe channel layer in which a transversal stress component is fully relaxed due to the fin dimensions (e.g., in the width direction, the strain is relaxed because the width of the fin is relatively small as compared to the fin length or longitudinal direction), leading to a uniaxial stress in the channel length or longitudinal direction.

After a pre-clean procedure performed using a dilute or buffered hydrofluoric acid solution, for example, the fin substrate 206 may be selectively grown on exposed semiconductor surfaces above substrate buffer regions 203. Various deposition processes may be used. In one example, an ultra-high vacuum chemical vapor deposition (UHV-CVD) procedure may be employed. The addition of chlorine gas or HCl gas may enhance the selectivity of the epitaxial growth. The growth of the fin substrate 206 may be selectively deposited using silane (SiH₄) or disilane (Si₂H₆), and germane (GeH₄) or digermane as reactants. In one example, a strained SiGe layer may be achieved using a germanium weight percent between about 25% to about 50%. The thickness is chosen to be sufficient enough to contain the inversion charge, however not thick enough to allow defect to lead to unwanted device leakage.

In another embodiment, the fin substrate 206 may be formed by growing a non-selective layer and subsequently using a patterning procedure to remove portions of the non-selective channel layers from non-active device regions, such as from the top surface of isolation features 204.

In one example, an undoped polysilicon layer may next be deposited (e.g., via LPCVD procedures), and conventional photolithographic and anisotropic RIE procedures (e.g., using Cl₂ or SF₆ as an etchant) may be used to define polysilicon gate structure 208. The photoresist shape, (not shown in the drawings), used as a defining mask for the polysilicon gate structures, may be removed via plasma oxygen ashing procedures and careful wet cleans.

A silicon nitride layer may then be deposited via LPCVD or PECVD procedures, and an anisotropic RIE procedure using SF₆ as an etchant may be used to define silicon nitride spacers 230 on the sides of the polysilicon gate structures, as shown in FIG. 5.

FIG. 3B illustrates an anisotropic etch 210 of the isolation features 204, such as an anisotropic etch of a field oxide of shallow trench isolation features. Etch 210 forms a recess 212 within the isolation features 204. Various etch techniques, such as dry and/or wet etch techniques may be used to etch the isolation features 204. In one example, an oxide etcher with a fluorinated etchant gas may be used in conjunction with a patterned photoresist. In another example, an anisotropic RIE procedure (e.g., using Cl₂ or SF₆ as an etchant) may be used.

FIG. 3C then illustrates the formation of an epitaxial layer 220 disposed over exposed portions of fin substrate 206, such a strained SiGe channel layer. In one example, epitaxial layer 220 is formed over top and sidewall surfaces of fin substrate 206, and in another example, substantially covers all exposed portions of the fin substrate 206. In one example, epitaxial layer 220 may be comprised of silicon and may be selectively deposited by epitaxial growth using silane (SiH₄) or disilane (Si₂H₆). In another example, epitaxial layer 220 may function as source and drain regions of device 200. In this embodiment, gate 208 is previously formed directly over fin substrate 206 and epitaxial layer 220 is subsequently formed over exposed portions of fin substrate 206, including sidewalls and a top surface of fin substrate 206. In other embodiments, as noted above, an epitaxial layer may be formed prior to formation of gate 208 and thus, gate 208 may be formed over a prior formed epitaxial layer.

In one example, epitaxial layer 220 may be formed by selective epitaxial growth in any suitable epitaxial deposition system and process, such as metal-organic chemical vapor deposition (MOCVD), atmospheric pressure CVD (APCVD), low- (or reduced-) pressure CVD (LPCVD), ultra-high vacuum CVD (UHCVD), molecular beam epitaxy (MBE), or atomic layer deposition (ALD). In a CVD process, selective epitaxial growth typically includes introducing a source gas into a chamber. The source gas may include at least one precursor gas and a carrier gas. The reactor chamber may be heated by, for example, RF-heating, and the growth temperature in the chamber may range from about 300 degrees Celsius to about 900 degrees Celsius, depending on the composition of the crystalline material of the epitaxial layer to be formed. The epitaxial growth system may be a single-wafer or multiple-wafer batch or inline reactor.

Advantageously, the epitaxial layer 220 counterbalances relaxation of the longitudinal stress component in the lengthwise direction of the fin substrate 206, thus providing for improved transistor performance.

Referring now to FIGS. 4A and 4B, different embodiments are illustrated of cross-sectional views of semiconductor device 200 of FIG. 3B along a line A-A′ in accordance with embodiments of the present disclosure. FIGS. 4A and 4B illustrate dimensions of fin substrate 206 above substrate buffer layer 203, including a fin width denoted by W_(fin), a fin height above the etched isolation feature 204 denoted by H_(fin), and a fin thickness denoted by T_(SiGe). FIG. 3B illustrates a fin length denoted by L_(fin).

In one example, the fin substrate 206 is a strained SiGe channel layer comprised of between about 25% Ge and about 50% Ge, and has a fin length L_(fin) between about 100 nm and about 200 nm, a fin width W_(fin) between about 10 nm and about 20 nm, and a fin thickness T_(SiGe) between about 10 nm and about 40 nm.

Referring now to FIG. 5, a perspective cross-sectional view is illustrated of the semiconductor device 200 of FIG. 3C along a line B-B′ in accordance with embodiments of the present disclosure. It is noted that FIG. 5 does not show gate 208. Device 200 includes epitaxial layer 220 disposed over exposed portions of fin substrate 206 (e.g., ends of the strained SiGe channel layer. In one example, the gate electrode 208 has a width (i.e., along the longitudinal axis of the fin substrate 206) of about 20 nm and the spacers 230 each have a length of about 15 nm.

In one example, as illustrated in FIGS. 4B and 5, the strained SiGe channel layer is comprised of about 50% Ge, and has a fin length L_(fin) of about 100 nm, a fin width W_(fin) of about 10 nm, and a fin height above the at least two isolation features H_(fin) of about 10 nm. An average uni-axial compressive stress level of the SiGe channel layer 206 has been modeled to be greater than about 3 GPa.

As illustrated in one embodiment of FIGS. 4B and 5, a strained fin substrate 206 (e.g., a silicon germanium (SiGe) channel layer) is disposed above the substrate buffer region 203, between the at least two isolation features 204, and at a vertical level substantially completely above the at least two isolation features 204. For example, according to one aspect of the present disclosure, FIG. 4A illustrates a portion of fin substrate 206 above the at least two isolation features 204, and according to another aspect of the present disclosure, FIG. 4B illustrates the fin substrate 206 substantially completely above the at least two isolation features 204. In one example, FIGS. 4B and 5 further illustrate fin height above the etched isolation feature 204 denoted by Hf substantially equal to fin thickness denoted by T_(SiGe).

In one example, the epitaxial layer 220 (e.g., source drain regions) is deposited to cover exposed surfaces of the fin substrate 206 (e.g., a strained SiGe channel layer), and in another example, epitaxial layer 220 is deposited to cover exposed surfaces of the strained SiGe channel layer 206 not masked by gate 208 and/or spacers 230, including sidewalls and top surfaces of the fin substrate 206. In yet another example, portions of the epitaxial layer 220 are deposited over portions of the etched isolation features 204 (e.g., etched oxide of the isolation feature). In yet another example, epitaxial layer 220 is comprised of the same material as the substrate, and in one example is comprised of silicon.

Recessing the isolation features provide a topography or template for epitaxial deposition of the epitaxial layer 220. For the case the epitaxial layer 220 is comprised of silicon, the inventors believe the SiGe channel will adapt to the silicon lattice structure and counterbalance relaxation of the longitudinal stress component. Advantageously, the epitaxial layer 220 optimizes transistor performance by counteracting relaxation of the longitudinal stress component of the fin substrate 206.

Referring now to FIG. 6, a perspective cross-sectional view is illustrated of semiconductor device 300 in accordance with another embodiment of the present disclosure. Device 300 includes a substrate 202, a plurality of (and at least two) isolation features 204, and a plurality of fin substrates 206 (e.g., strained silicon germanium (SiGe) channel layers) disposed above the substrate 202 and between at least two isolation features 204, and at a vertical level above the at least two isolation features 204. A gate 208 is formed across the fin substrates 206. Similarly numbered features in device 200 (such as the substrate 202, isolation features 204, fin substrate 206, and gate 208) are fully applicable in this embodiment with respect to device 300 although descriptions may not be repeated here to avoid repetitive descriptions. In this embodiment, device 300 further includes a germanium substrate 302 above which is formed respective SiGe channel layers for forming NMOS devices.

Referring now to FIGS. 7A-7D, perspective cross-sectional views are illustrated of another semiconductor device 400 at various stages of fabrication in accordance with an embodiment of the present disclosure.

FIG. 7A illustrates semiconductor device 400 including a substrate 402, at least two isolation features 204, and a fin substrate 404, 406 between the at least two isolation features 204. Substrate 402 and isolation features 204 are substantially similar to substrate 202 and isolation features 204 described above with respect to device 200 (FIGS. 2A-5) and the descriptions of substrate 202 and isolation features 204 above are fully applicable in this embodiment although related description may not be included below to avoid repetitive descriptions. In one example, the fin substrate includes a first fin substrate 404 above substrate 402, and a second fin substrate 406 above first fin substrate 404. Fin substrates 404, 406 are between isolation features 204. Substrate 402 is comprised of a first semiconductor material, first fin substrate 404 is comprised of a second semiconductor material, and second fin substrate 406 is comprised of a third semiconductor material, and in one example substrate 402, first fin substrate 404, and second fin substrate 406 may each be comprised of silicon (Si), germanium (Ge), or a combination of Si and Ge.

In one embodiment, a dielectric material of isolation features 204 may be formed over substrate 402, and then a trench may be defined in the dielectric layer, extending to a top surface of substrate 402. Crystalline material of first fin substrate 404 and second fin substrate 406 is then formed within the trench by any suitable process, such as by a SiGe or Ge condensation technique or epitaxially grown, as disclosed in U.S. application Ser. No. 11/861,931, the entire disclosure of which has been incorporated by reference herein.

FIG. 7B illustrates an etch of the isolation features 204 to expose sidewalls of fin substrate 406. Various etch techniques, such as dry and/or wet etch techniques may be used to etch the isolation features 204. In one example, an oxide etcher with a fluorinated etchant gas may be used in conjunction with a patterned photoresist. In another example, an anisotropic RIE procedure (e.g., using Cl₂ or SF₆ as an etchant) may be used.

FIG. 7C illustrates the formation of an epitaxial layer 408 disposed over exposed portions of fin substrate 406, such as over top surfaces and sidewalls of fin substrate 406. In one example, epitaxial layer 408 substantially covers all exposed portions of the fin substrate 406. Epitaxial layer 408 is comprised of a fourth semiconductor material and in one example may be comprised of silicon (Si), germanium (Ge), or a combination of Si and Ge.

According to one aspect of the present disclosure, epitaxial layer 408 may be formed by selective epitaxial growth in any suitable epitaxial deposition system and process, such as metal-organic chemical vapor deposition (MOCVD), atmospheric pressure CVD (APCVD), low-(or reduced-) pressure CVD (LPCVD), ultra-high vacuum CVD (UHCVD), molecular beam epitaxy (MBE), or atomic layer deposition (ALD). In a CVD process, selective epitaxial growth typically includes introducing a source gas into a chamber. The source gas may include at least one precursor gas and a carrier gas. The reactor chamber may be heated by, for example, RF-heating, and the growth temperature in the chamber may range from about 300 degrees Celsius to about 900 degrees Celsius, depending on the composition of the crystalline material of the epitaxial layer to be formed. The epitaxial growth system may be a single-wafer or multiple-wafer batch or inline reactor.

FIG. 7D illustrates the formation of gate 410 over epitaxial layer 408. In this embodiment, gate 410 is formed directly over epitaxial layer 408, including sidewalls and a top surface of epitaxial layer 408, and epitaxial layer 408 may function as a strained channel layer. Gate 410 may be substantially similar to gate 208 described above with respect to FIGS. 2D-3C and the descriptions of gate 208 above are fully applicable in this embodiment although related description may not be included below to avoid repetitive descriptions.

Referring now to FIGS. 8A-8G, 9A-9G, and 10A-10G, cross-sectional views are illustrated of the semiconductor device 400 of FIG. 7D along a line C-C′ in accordance with embodiments of the present disclosure. As noted above, the substrate 402, the fin substrate 404, 406, and the epitaxial layer 408 are comprised of a first semiconductor material, a second semiconductor material, a third semiconductor material, and a fourth semiconductor material, respectively, and the first, second, third, and fourth semiconductor materials may be the same or different, and the first, second, third, and fourth semiconductor materials may have the same or different lattice constants. In one example, the substrate 402, the fin substrate 404, 406, and the epitaxial layer 408 may each be comprised of silicon (Si), germanium (Ge), a combination of Si and Ge, Group III-V materials (e.g., InGaAs, InAs, GaSb, InGaSb, AlAsSb), or combinations thereof. FIGS. 8A-8G, 9A-9G, and 10A-10G illustrate different permutations of Si, Ge, and SiGe materials for the fin substrate and the epitaxial layer in accordance with Tables 1, 2, and 3, respectively, below. In Tables 1, 2, and 3, the “r” prefix stands for “relaxed”, the “c” prefix stands for “compressive strain”, and the “t” prefix stands for “tensile strain”.

TABLE 1 Si fin SiGe fin Ge fin Hybrid FIG. 8A FIG. 8B FIG. 8C FIG. 8D FIG. 8E FIG. 8F FIG. 8G NMOS fin Si r-SiGe r-SiGe r-Ge r-SiGe r-Ge r-Ge epi channel — t-Si — t-SiGe t-Si t-SiGe t-SiGe μ (intrinsic) — — increased increased — increased increased μ (strain) — increased — increased increased increased increased PMOS fin Si r-SiGe r-SiGe r-Ge Si Si r-SiGe epi channel c-SiGe — c-Ge — c-SiGe c-SiGe c-Ge μ (intrinsic) increased increased increased increased increased increased increased μ (strain) increased — increased — increased increased increased

TABLE 2 Si fin SiGe fin Ge fin Hybrid FIG. 9A FIG. 9B FIG. 9C FIG. 9D FIG. 9E FIG. 9F FIG. 9G NMOS fin Si r-SiGe r-SiGe r-Ge r-SiGe r-Ge r-Ge epi channel — t-Si — t-SiGe t-Si t-SiGe t-SiGe μ (intrinsic) — — increased increased — increased increased μ (strain) — increased — increased increased increased increased PMOS fin Si r-SiGe r-SiGe r-Ge Si Si r-SiGe epi channel c-SiGe — c-Ge — c-SiGe c-SiGe c-Ge μ (intrinsic) increased increased increased increased increased increased increased μ (strain) increased — increased — increased increased increased

TABLE 3 Si fin SiGe fin Ge fin Hybrid FIG. 10A FIG. 10B FIG. 10C FIG. 10D FIG. 10E FIG. 10F FIG. 10G NMOS fin Si r-SiGe r-SiGe r-Ge r-SiGe r-Ge r-Ge epi channel — t-Si — t-SiGe t-Si t-SiGe t-SiGe Si cap N N N Y N Y Y μ (intrinsic) — — increased increased — increased increased μ (strain) — increased — increased increased increased increased PMOS fin Si r-SiGe r-SiGe r-Ge Si Si r-SiGe epi channel c-SiGe — c-Ge — c-SiGe c-SiGe c-Ge Si cap Y Y Y Y Y Y Y μ (intrinsic) increased increased increased increased increased increased increased μ (strain) increased — increased — increased increased increased

FIG. 8A illustrates an NMOS device and a PMOS device each having substrate 402 a, first fin substrate 404 a, and second fin substrate 406 a. Substrate 402, first fin substrate 404 a, and second fin substrate 406 a are each comprised of silicon. The PMOS device further includes epitaxial layer 408 a comprised of SiGe and having a compressive uni-axial strain. Epitaxial layer 408 a is formed over a top surface and sidewalls of fin substrate 406 a. Intrinsic carrier mobility as compared to Si (μ(intrinsic)) and strain (μ(strain)) in the epitaxial layer 408 a of the PMOS device is increased. The strain has an additive effect on the carrier mobility in the epitaxial layer.

FIG. 8B illustrates an NMOS device and a PMOS device each having substrate 402 a, first fin substrate 404 a, and second fin substrate 406 b. Substrate 402 and first fin substrate 404 a are each comprised of silicon, and second fin substrate 406 b is comprised of relaxed SiGe. The NMOS device further includes epitaxial layer 408 b comprised of Si and having a tensile uni-axial strain. Epitaxial layer 408 b is formed over a top surface and sidewalls of fin substrate 406 b. Strain μ(strain) in epitaxial layer 408 b of the NMOS device is increased, and intrinsic carrier mobility μ(intrinsic) in fin substrate 406 b of the PMOS device is increased.

FIG. 8C illustrates an NMOS device and a PMOS device each having substrate 402 a, first fin substrate 404 a, and second fin substrate 406 b. Substrate 402 and first fin substrate 404 a are each comprised of silicon, and second fin substrate 406 b is comprised of relaxed SiGe. The PMOS device further includes epitaxial layer 408 c comprised of Ge and having a compressive uni-axial strain. Epitaxial layer 408 c is formed over a top surface and sidewalls of fin substrate 406 b. Intrinsic carrier mobility μ(intrinsic) in the fin substrate 406 b of the NMOS device is increased, and both intrinsic carrier mobility and strain μ(strain) in the epitaxial layer 408 c of the PMOS device is increased.

FIG. 8D illustrates an NMOS device and a PMOS device each having substrate 402 a, first fin substrate 404 a, and second fin substrate 406 c. Substrate 402 and first fin substrate 404 a are each comprised of silicon, and second fin substrate 406 c is comprised of relaxed Ge. The NMOS device further includes epitaxial layer 408 d comprised of SiGe and having a tensile uni-axial strain. Epitaxial layer 408 d is formed over a top surface and sidewalls of fin substrate 406 c. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the epitaxial layer 408 d of the NMOS device is increased, and intrinsic carrier mobility μ(intrinsic) in the fin substrate 406 c of the PMOS device is increased.

FIG. 8E illustrates an NMOS device and a PMOS device each having substrate 402 a and first fin substrate 404 a. The NMOS device further includes second fin substrate 406 b and the PMOS device further includes second fin substrate 406 a. Substrate 402 and first fin substrate 404 a are each comprised of silicon, second fin substrate 406 b is comprised of relaxed SiGe, and second fin substrate 406 a is comprised of silicon. The NMOS device further includes epitaxial layer 408 b comprised of Si and having a tensile uni-axial strain, and the PMOS device further includes epitaxial layer 408 a comprised of SiGe and having a compressive uni-axial strain. Epitaxial layers 408 b and 408 a are formed over a top surface and sidewalls of fin substrates 406 b and 406 a, respectively. Strain μ(strain) in the epitaxial layer 408 b of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the epitaxial layer 408 a of the PMOS device is increased.

FIG. 8F illustrates an NMOS device and a PMOS device each having substrate 402 a and first fin substrate 404 a. The NMOS device further includes second fin substrate 406 c and the PMOS device further includes second fin substrate 406 a. Substrate 402 and first fin substrate 404 a are each comprised of silicon, second fin substrate 406 c is comprised of relaxed Ge, and second fin substrate 406 a is comprised of silicon. The NMOS device further includes epitaxial layer 408 d comprised of SiGe and having a tensile uni-axial strain, and the PMOS device further includes epitaxial layer 408 a comprised of SiGe and having a compressive uni-axial strain. Epitaxial layers 408 d and 408 a are formed over a top surface and sidewalls of fin substrates 406 c and 406 a, respectively. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the epitaxial layer 408 d of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the epitaxial layer 408 a of the PMOS device is increased.

FIG. 8G illustrates an NMOS device and a PMOS device each having substrate 402 a and first fin substrate 404 a. The NMOS device further includes second fin substrate 406 c and the PMOS device further includes second fin substrate 406 b. Substrate 402 and first fin substrate 404 a are each comprised of silicon, second fin substrate 406 c is comprised of relaxed Ge, and second fin substrate 406 b is comprised of relaxed SiGe. The NMOS device further includes epitaxial layer 408 d comprised of SiGe and having a tensile uni-axial strain, and the PMOS device further includes epitaxial layer 408 c comprised of Ge and having a compressive uni-axial strain. Epitaxial layers 408 d and 408 c are formed over a top surface and sidewalls of fin substrates 406 c and 406 b, respectively. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain)in the epitaxial layer 408 d of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the epitaxial layer 408 c of the PMOS device is increased.

FIG. 9A illustrates an NMOS device and a PMOS device each having substrate 402 a and first fin substrate 404 a. The NMOS device further includes second fin substrate 406 a and the PMOS device further includes second fin substrate 406 d. Substrate 402, first fin substrate 404 a, and second fin substrate 406 a are each comprised of silicon. Second fin substrate 406 d is comprised of SiGe and has a compressive uni-axial strain. Both intrinsic carrier mobility as compared to Si (μ(intrinsic)) and strain (μ(strain)) in second fin substrate 406 d of the PMOS device is increased.

FIG. 9B illustrates an NMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 a, and a PMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 b. Substrate 402 a is comprised of silicon, first fin substrate 404 b and second fin substrate 406 b are each comprised of relaxed SiGe, and second fin substrate 406 a is comprised of silicon and has a tensile uni-axial strain. Strain μ(strain)in the second fin substrate 406 a of the NMOS device is increased, and intrinsic carrier mobility μ(intrinsic) in second fin substrate 406 b of the PMOS device is increased.

FIG. 9C illustrates an NMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 b, and a PMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 e. Substrate 402 a is comprised of silicon, first fin substrate 404 b and second fin substrate 406 b are each comprised of relaxed SiGe, and second fin substrate 406 e is comprised of Ge and has a compressive uni-axial strain. Intrinsic carrier mobility μ(intrinsic) in the second fin substrate 406 b of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in second fin substrate 406 e of the PMOS device is increased.

FIG. 9D illustrates an NMOS device including substrate 402 a, first fin substrate 404 c, and second fin substrate 406 f, and a PMOS device including substrate 402 a, first fin substrate 404 c, and second fin substrate 406 c. Substrate 402 a is comprised of silicon, first fin substrate 404 c and second fin substrate 406 c are each comprised of relaxed Ge, and second fin substrate 406 f is comprised of SiGe and has a tensile uni-axial strain. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the second fin substrate 406 f of the NMOS device is increased, and intrinsic carrier mobility μ(intrinsic) in second fin substrate 406 c of the PMOS device is increased.

FIG. 9E illustrates an NMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 b, and a PMOS device including substrate 402 a, first fin substrate 404 a, and second fin substrate 406 d. Substrate 402 a and first fin substrate 404 a are each comprised of silicon, first fin substrate 404 b and second fin substrate 406 b are each comprised of relaxed SiGe, and second fin substrate 406 d is comprised of SiGe and has a compressive uni-axial strain. Strain μ(strain) in the second fin substrate 406 b of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in second fin substrate 406 d of the PMOS device is increased.

FIG. 9F illustrates an NMOS device including substrate 402 a, first fin substrate 404 c, and second fin substrate 406 f, and a PMOS device including substrate 402 a, first fin substrate 404 a, and second fin substrate 406 d. Substrate 402 a and first fin substrate 404 a are each comprised of silicon, first fin substrate 404 c is comprised of relaxed Ge, second fin substrate 406 f is comprised of SiGe having a tensile uni-axial strain, and second fin substrate 406 d is comprised of SiGe having a compressive uni-axial strain. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the second fin substrate 406 f of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in second fin substrate 406 d of the PMOS device is increased.

FIG. 9G illustrates an NMOS device including substrate 402 a, first fin substrate 404 c, and second fin substrate 406 f, and a PMOS device including substrate 402 a, first fin substrate 404 b, and second fin substrate 406 e. Substrate 402 a is comprised of silicon, first fin substrate 404 c is comprised of relaxed Ge, first fin substrate 404 b is comprised of relaxed SiGe, second fin substrate 406 f is comprised of SiGe having a tensile uni-axial strain, and second fin substrate 406 e is comprised of Ge having a compressive uni-axial strain. Both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in the second fin substrate 406 f of the NMOS device is increased, and both intrinsic carrier mobility μ(intrinsic) and strain μ(strain) in second fin substrate 406 e of the PMOS device is increased.

FIGS. 10A-10G illustrate the NMOS and PMOS devices of FIGS. 9A-9G, respectively, including a silicon passivation layer 409 epitaxially grown on exposed surfaces of a second fin substrate that is not comprised of silicon. Silicon passivation may improve the channel/dielectric interface by reducing the interface trap density.

FIG. 10A illustrates silicon passivation layer 409 formed over second fin substrate 406 d comprised of SiGe having a compressive uni-axial strain. FIG. 10B illustrates silicon passivation layer 409 formed over second fin substrate 406 b comprised of relaxed SiGe. FIG. 10C illustrates silicon passivation layer 409 formed over second fin substrate 406 b comprised of relaxed SiGe and over second fin substrate 406 e comprised of Ge having a compressive uni-axial strain. FIG. 10D illustrates silicon passivation layer 409 formed over second fin substrate 406 f comprised of SiGe having a tensile uni-axial strain and over second fin substrate 406 c comprised of relaxed Ge. FIG. 10E illustrates silicon passivation layer 409 formed over second fin substrate 406 b comprised of relaxed SiGe and over second fin substrate 406 d comprised of SiGe having a compressive uni-axial strain. FIG. 10F illustrates silicon passivation layer 409 formed over second fin substrate 406 f comprised of SiGe having a tensile uni-axial strain and over second fin substrate 406 d comprised of SiGe having a compressive uni-axial strain. FIG. 10G illustrates silicon passivation layer 409 formed over second fin substrate 406 f comprised of SiGe having a tensile uni-axial strain and over second fin substrate 406 e comprised of Ge having a compressive uni-axial strain.

Thus, strained SiGe, Ge, or Si channel layers (e.g., epitaxial layer 408) may be epitaxially grown on relaxed SiGe, Ge, or Si fin substrates (e.g., fin substrate 406) utilizing lattice mismatch of the channel layer material and the underlying fin substrate material. In the case of SiGe, Ge, or Si channels, materials are chosen such that the channel material will be tensile strained for the NMOS device and compressive strained for the PMOS device. It is noted that other combinations of materials for the NMOS and PMOS devices above are within the scope of the present disclosure (e.g., c-SiGe on Si for PMOS devices and t-Si on r-SiGe for NMOS devices).

Advantageously, the transistor devices and fabrication methods described above may be easily integrated with standard CMOS processes. Furthermore, the present disclosure allows for counteracting relaxation of the longitudinal stress component of the channel layer to provide high uni-axial compressive stress levels (e.g., greater than about 3 GPa), which optimizes transistor performance.

Thus, the present disclosure provides for various embodiments. In one embodiment, a semiconductor device is disclosed. A semiconductor device includes a substrate including at least two isolation features, a fin substrate disposed between and above the at least two isolation features, and an epitaxial layer disposed over exposed portions of the fin substrate. According to one aspect, the epitaxial layer may be disposed over a top surface and sidewalls of the fin substrate. According to another aspect, the fin substrate may be disposed substantially completely above the at least two isolation features.

In yet another embodiment, a semiconductor device includes a substrate including at least two isolation features, a substrate buffer region disposed between the at least two isolation features, and a fin substrate disposed above the substrate buffer region, between the at least two isolation features, and at a vertical level substantially completely above the at least two isolation features. The device further includes a source/drain epitaxial layer disposed over a top surface and sidewalls of the fin substrate.

The present disclosure also provides for a method of fabricating a semiconductor device. In one embodiment, the method includes providing a substrate including at least two isolation features, forming a fin substrate between the at least two isolation features, and at a vertical level above the at least two isolation features, and forming an epitaxial layer over exposed portions of the fin substrate. According to one aspect, the epitaxial layer may be deposited over a top surface and sidewalls of the fin substrate. According to another aspect, the fin substrate may be deposited substantially completely above the at least two isolation features.

Although embodiments of the present disclosure have been described in detail, those skilled in the art should understand that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure. For example, other materials for the substrate, fin substrate, and epitaxial layers, such as Group III-V materials, are also within the scope of the present disclosure. Accordingly, all such changes, substitutions and alterations are intended to be included within the scope of the present disclosure as defined in the following claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents, but also equivalent structures. 

What is claimed is:
 1. A method comprising: forming a dielectric layer over a semiconductor substrate; forming a trench in the dielectric layer; forming a first semiconductor layer in the trench over the semiconductor substrate; forming a second semiconductor layer in the trench over the first semiconductor layer, wherein the first semiconductor layer has a first composition, the second semiconductor layer has a second composition different than the first composition of the first semiconductor layer, and the second semiconductor layer includes germanium; and etching back the dielectric layer to expose a portion of the second semiconductor layer.
 2. The method of claim 1, further comprising forming a gate structure that is disposed over a top surface and sidewall surfaces of a channel portion of the exposed portion of the second semiconductor layer.
 3. The method of claim 1, further comprising forming a third semiconductor layer over the second semiconductor layer that wraps the exposed portion of the second semiconductor layer, wherein the third semiconductor layer has a third composition that is different than the second composition of the second semiconductor layer.
 4. The method of claim 3, further comprising forming a gate structure that is disposed over a top surface and sidewall surfaces of a portion of the third semiconductor layer.
 5. The method of claim 1, wherein the forming the first semiconductor layer includes performing a first epitaxial growth process and the forming the second semiconductor layer includes performing a second epitaxial growth process.
 6. The method of claim 1, wherein the first semiconductor layer includes germanium and the second semiconductor layer includes silicon and germanium.
 7. The method of claim 1, wherein the first semiconductor layer includes silicon and germanium and the second semiconductor layer includes germanium.
 8. The method of claim 1, wherein the first semiconductor layer is relaxed, and the second semiconductor layer is strained along one direction.
 9. The method of claim 1, wherein the etching back the dielectric layer includes performing an anisotropic etch on the dielectric layer.
 10. A method comprising: epitaxially growing a germanium-comprising layer over a germanium-comprising substrate extension from a semiconductor substrate, wherein the germanium-comprising substrate extension is disposed between a first isolation feature and a second isolation feature and the germanium-comprising substrate extension has a first composition and the germanium-comprising layer has a second composition that is different than the first composition; etching back the first isolation feature and the second isolation feature after forming the germanium-comprising layer; and forming a gate over a top surface and sidewall surfaces of a channel portion of the germanium-comprising layer.
 11. The method of claim 10, further comprising forming the germanium-comprising substrate extension by doping a portion of the semiconductor substrate.
 12. The method of claim 10, wherein the germanium-comprising layer is a first germanium-comprising layer, the method further comprising epitaxially growing a second germanium-comprising layer over the first germanium-comprising layer before the etching back.
 13. The method of claim 10, wherein the germanium-comprising layer is a first germanium-comprising layer, the method further comprising epitaxially growing a second germanium-comprising layer over the first germanium-comprising layer after the etching back.
 14. The method of claim 10, wherein the etching back is performed on the first isolation feature and the second isolation feature until a height of the germanium-comprising layer above the first isolation feature and the second isolation feature is about 10 nm.
 15. The method of claim 14, wherein a length of the germanium-comprising layer is at least 100 nm and a ratio of a width of the germanium-comprising layer to a length of the germanium-comprising layer is about 1:5 to about 1:10.
 16. The method of claim 10, wherein the first isolation feature and the second isolation feature physically contact sidewalls of the germanium-comprising substrate extension and tops of the semiconductor substrate.
 17. A device comprising: a dielectric layer disposed on a silicon substrate; a silicon fin extending from the silicon substrate and through the dielectric layer, wherein the silicon fin extends a height above the dielectric layer; a stressed silicon germanium layer disposed over the dielectric layer and the silicon fin, wherein the stressed silicon germanium layer wraps an entirety of a portion of the silicon fin that extends the height above the dielectric layer, such that the stressed silicon germanium layer covers a first sidewall, a second sidewall, and a top of the portion of the silicon fin; and a gate that wraps a portion of the stressed silicon germanium layer, wherein the portion of the stressed silicon germanium layer provides a channel.
 18. The device of claim 17, wherein the gate is a first gate and the channel is a second channel, the device further comprising: a silicon germanium fin extending from the silicon substrate and through the dielectric layer, wherein the silicon germanium fin extends the height above the dielectric layer; a stressed silicon layer disposed over the dielectric layer and the silicon germanium fin, wherein the stressed silicon layer wraps an entirety of a portion of the silicon germanium fin that extends the height above the dielectric layer, such that the stressed silicon layer covers a first sidewall, a second sidewall, and a top of the portion of the silicon germanium fin; and a second gate that wraps a portion of the stressed silicon layer, wherein the portion of the stressed silicon layer provides a second channel.
 19. The device of claim 17, wherein the stressed silicon germanium layer is a first stressed silicon germanium layer, the gate is a first gate, and the channel is a second channel, wherein the device further comprises: a germanium fin extending from the silicon substrate and through the dielectric layer, wherein the germanium fin extends the height above the dielectric layer; a second stressed silicon germanium layer disposed over the dielectric layer and the germanium fin, wherein the second stressed silicon germanium layer wraps an entirety of a portion of the germanium fin that extends the height above the dielectric layer, such that the second stressed silicon germanium layer covers a first sidewall, a second sidewall, and a top of the portion of the germanium fin; and a second gate that wraps a portion of the second stressed silicon germanium layer, wherein the portion of the second stressed silicon germanium layer provides a second channel.
 20. The device of claim 19, wherein the first stressed silicon germanium layer has compressive stress and the second stressed silicon germanium layer has tensile stress. 